Hw5 - S If your name has fewer than three letters be inventive Let the propagation delay of the gate be 10 ns Using the I/O panel cycle your

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
section_______name___________________________ 1 F09 Homework # 5, Due Wednesday October 7, 2009 in Studio ECSE-2610 Computer Components and Operations Problems 1-5 are from the Wakerly textbook, 4th edition. 1) 3.5 (2 points) 2) 3.20 (2) To decide what the worst case is, it may be safest to compute the noise margin for both heaviest current rating and CMOS loading (<20 μ A). 3) 3.21 (3) You have to eyeball V OH and V OL . 4) 3.60 (4) 5) 3.77 (2) Consider a circuit like that of Fig. 3-22(a) and add an inverter to one of the inputs. 6) (4) Message 0100001, encoded with the (4,7) Hamming code, has exactly one bit in error. Cercle it. 7). (4) Write a VHDL program to create an AND gate using the LogicWorks VHDL wizard. Call it by your LAST NAME. Label the first input by the first letter of your last name, the second input by the second letter, and the output by the third letter. So if your last name happens to be LAST, the inputs are L and A, and the output is
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: S. If your name has fewer than three letters, be inventive. Let the propagation delay of the gate be 10 ns. Using the I/O panel, cycle your program through 00, 01, 11, 10 a couple of times, and use the LW Select All, copy and paste commands to copy the resulting Timing Panel and your complete VHDL code into your assignment. 8) (4) Write a VHDL program to simulate a one-bit adder. Use the first two letters of your last name to label the addends (i.e., the bits to be added), and include your last name in the name of the circuit. A full adder has three inputs: the two bits to be added, and carry_in. It has two outputs: sum and carry_out. Include your VHDL code in your assignment. Toggle the I/O panel buttons until sum=0 and carry_out=1, and use PrtSc to include a copy of the timing display showing all your variables and your VHDL code. TA: Max Points Q1 2 Q2 2 Q3 3 Q4 4 Q5 2 Q6 4 Q7 4 Q8 4 TOTAL 25...
View Full Document

This note was uploaded on 03/03/2010 for the course ECSE 2610 taught by Professor Ji during the Spring '08 term at Rensselaer Polytechnic Institute.

Ask a homework question - tutors are online