2008-03-10_3A-7A_S_R_Latch_and_SRL-with-Control

2008-03-10_3A-7A_S_R_Latch_and_SRL-with-Control - Page...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Sequential Circuits Continued. ... Logic Simulation of SR Latch: SR Latch with NAND Gates - What’s different? The resting state is at 1 with 0 causing a change to the latch. If both inputs are 0, this will cause an undefined state because you cannot set and reset at the same time.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Page Down. ... SR Latch with Control Input Create the above circuit in Logisim and test it out. Notice that this is still implemented with a “1” causing the action, hence SR Latch with Control...
View Full Document

This note was uploaded on 03/03/2010 for the course COMPUTER COMPUTER taught by Professor - during the Spring '10 term at École Normale Supérieure.

Page1 / 2

2008-03-10_3A-7A_S_R_Latch_and_SRL-with-Control - Page...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online