{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

6002_l5 - 6.002 CIRCUITS AND ELECTRONICS Inside the Digital...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY]. 6.002 Fall 2000 Lecture 5 6.002 CIRCUITS AND ELECTRONICS Inside the Digital Gate
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY]. 6.002 Fall 2000 Lecture 5 Review z Discretize value 0, 1 z Static discipline meet voltage thresholds Specifies how gates must be designed sender receiver forbidden region OL V OH V IL V IH V The Digital Abstraction
Background image of page 2
Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY]. 6.002 Fall 2000 Lecture 5 Review C A B 0 0 1 0 1 1 1 0 1 1 1 0 A B C NAND Combinational gate abstraction outputs function of input alone satisfies static discipline
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon