DAC_&_ADC_Lecture

DAC_&_ADC_Lecture - Analog-to-Digital and...

Info iconThis preview shows pages 1–25. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Analog-to-Digital and Digital-to-Analog Conversion Introduction (Applications and S/H Circuit) DAC ADC
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Computerized Motor Control Through the Use of a DAC
Background image of page 2
ECE 3450 M. A. Jupina, VU, 2008 Example: Function Generator Using a ROM and a DAC T CLK T SIGNAL ( 29 2 1 2 2 1 PP N OUT REF N N V V V - = = - Low Pass Filter ( 29 ( 29 N=8 and 5 5 256 B is a value between 0 and 255 stored in a ROM register REF A For V V B V t V where = =
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 What clock frequency will result in a 100 Hz sine wave at the output? What method could be used to vary the peak- to-peak amplitude of the sine wave? ( 29 100 256 25.6 KHz = Adjust the reference voltage of the DAC.
Background image of page 4
ECE 3450 M. A. Jupina, VU, 2008 Programmable Gain Amplifier with a DAC AC Input Signal AC Output Signal Digital Inputs I O I O ( 29 ( 29 ( 29 14 O O O DC AC S REF O S R I R I I t V t V R A A R R = = + = + DC Input Signal DC Blocking Capacitor ( 29 S O O S V t V R A R =
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 DVM Using an ADC
Background image of page 6
ECE 3450 M. A. Jupina, VU, 2008 Real World Applications Analog-to-digital converters (ADC) and digital-to-analog converters (DAC) are used to interface a computer to the analog world so that the computer can monitor and control a physical variable.
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Data Sampling System Block Diagram
Background image of page 8
ECE 3450 M. A. Jupina, VU, 2008 Simplified Diagram of a Sample-and-Hold Circuit
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 LF398 Sample-and-Hold (S/H) Circuit μ F
Background image of page 10
ECE 3450 M. A. Jupina, VU, 2008 Generation of the S/H Control Input Signal
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Altera UP-1 Board FLEX_EXPAN_C FLEX_10K EPF10K20RC240-4 DAA239837 R R Mouse 25.175 MHz CLOCK FLEX_EXPAN_A FLEX_PB1 FLEX_PB2 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 DC_IN FLEX_DIGIT U1 JTAG_OUT POWER TCK MAX_SW1 MAX_SW2 EMP7128SLC84-7 BFD329837 R R VGA Adapter P1 P2 P3 P4 P9 P10 P6 P5 P7 P8 EPC B Oscillator
Background image of page 12
ECE 3450 M. A. Jupina, VU, 2008 Clock Divider VHDL Code
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Dedicated pins for the FLEX 10K chip.
Background image of page 14
ECE 3450 M. A. Jupina, VU, 2008 Available pins on the FLEX 10K chip (Expansion B header pins)
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Logic Analyzer Measurements USE ONLY THE SUPPLIED STEEL PIN WIRES FOR MAKING CONNECTIONS TO THE FLEX 10K EXPANSION B HEADER. DO NOT USE REGULAR COPPER WIRES. Capture the following signals: TRIGGER (D0 on the logic analyzer) CLOCK (D1) Q (D2) Trigger on the 10 KHz TRIGGER signal (D0)
Background image of page 16
ECE 3450 M. A. Jupina, VU, 2008 Block Diagram of a Digital Storage Oscilloscope
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Digital Signal Processor (DSP) Architecture
Background image of page 18
ECE 3450 M. A. Jupina, VU, 2008 Digital Filter (FIR Low Pass) Implementation Ideal FIR LP Filter
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Example Filter Measurements on a Scope ALL Pass Filter (Sampling Effects) ALL Pass Filter (Alias Signal) FIR Low Pass Filter (Gain and Phase Measurements) ∆φ Vin pp Vout pp 0 360 S pp pp Vout Gain Vin Phase hift t T φ = = ∆ =
Background image of page 20
ECE 3450 M. A. Jupina, VU, 2008 Digital-to-Analog Conversion Definitions Example Problems Various DAC Circuitries DAC0808
Background image of page 21

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 Four-Bit DAC with Voltage Output V REF = 16 V 2 1 2 FS REF STEP N N V V V = = -
Background image of page 22
ECE 3450 M. A. Jupina, VU, 2008 Output Waveform of a 4-Bit DAC with a Binary Counter Supplying the Input
Background image of page 23

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 3450 M. A. Jupina, VU, 2008 DAC Transfer Function
Background image of page 24
Image of page 25
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 68

DAC_&_ADC_Lecture - Analog-to-Digital and...

This preview shows document pages 1 - 25. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online