{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lecture-06 - EEE 525 VLSI Design L-06 MOSFET Capacitance...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EEE 525: VLSI Design, L-06 MOSFET Capacitance and Layout Spring 2010, ASU Yu (Kevin) Cao, [email protected] , GWC 336 Highlight MOSFET capacitances Gate capacitance S/D iti it S/D parasitic capacitance Layout and analysis basics Design rules Correct, compact, and reliable Reading: Chapter 2 EEE525, ASU, Y. Cao Lecture 06 - 2 -
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon