Lecture-09 - EEE 525: VLSI Design, L-09 Combinational...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EEE 525: VLSI Design, L-09 Combinational Static Logic Design Spring 2010, ASU Yu (Kevin) Cao, [email protected] , GWC 336 Highlight Combinational logic Logic gate and path construction CMOS implementation Delay analysis Alternative implementation: FPGA Reading: Chapter 6 EEE525, ASU, Y. Cao Lecture 09 - 2 -
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Highlight Combinational logic Logic gate and path construction – CMOS implementation – Delay analysis Alternative implementation: FPGA Reading: Chapter 6 EEE525, ASU, Y. Cao Lecture 09 - 3 - Combinational vs. Sequential Logic Out In Out In Combinational Sequential Output = f (In) Circuit Circuit State Output = f (In, Previous state) EEE525, ASU, Y. Cao Lecture 09 - 4 - Combinational: output is a function of present inputs (no memory) Sequential: output is also dependent on previous states (need memory to store data)
Background image of page 2
3 Elementary Boolean Gates Logic and math are equivalent All math functions can be determined using these 3 George Boole, 1815-1864 (“ A Calculus of Logic ”) determined using these 3 primary Boolean logic operators: AND, OR, and NOT x y And(x,y) 0 0 0 0 1 0 1 0 0 1 1 1 x y Or(x,y) 0 0 0 0 1 1 1 0 1 1 1 1 x Not(x) 0 1 1 0 EEE525, ASU, Y. Cao Lecture 09 - 5 - Programmable Logic Array a b c and active fuse blown fuse legend: and or f(a,b,c) 8 and terms connected to the same 3 inputs . . . single or term connected to the outputs of 8 and terms The ON/OFF states determines which gates involve in the computation PLA implementation of f(a,b,c)= a b c + a b c _ _ _ EEE525, ASU, Y. Cao Lecture 09 - 6 -
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Example: Multiplexer (Mux) a b Mux a b sel out 00 0 0 1 0 b sel out sel 01 0 0 1 1 10 0 1 1 0 11 0 1 1 1 sel out 0 a 1 b a Logic: uniquely defined by the truth table Implementation: a single gate, or a path with multiple gates Timing of a CMOS path: sum of each gate delay on the path EEE525, ASU, Y. Cao Lecture 09 - 7 - Highlight Combinational logic Logic gate and path construction CMOS implementation Delay analysis Alternative implementation: FPGA Reading: Chapter 6 EEE525, ASU, Y. Cao Lecture 09 - 8 -
Background image of page 4
5 Static Logic Style V DD a bP U N V DD f (a,b,…,c) c a b c PDN f (a,b,…,c) a b c PDN EEE525, ASU, Y. Cao Lecture 09 - 9 - Static: output is always connected to VDD or GND Dynamic: not always connected; data can leak away at standby Static Dynamic
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/11/2010 for the course EE 525 taught by Professor Yucao during the Spring '10 term at Punjab Engineering College.

Page1 / 14

Lecture-09 - EEE 525: VLSI Design, L-09 Combinational...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online