hspice-example

hspice-example - HSPICE Tutorial by Yousof Mortazavi (Oct....

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
HSPICE Tutorial by Yousof Mortazavi (Oct. 2004) * Tutorial: CMOS NAND Gate Characterization *********** define parameters *********** .param vdd = 3.3 .param Wn = 1.0u + Wp = Wn + Lmin = 0.35u + delay = 100p ***************** define stimulii ********************* vdd vdd 0 vdd Va a_ 0 pulse (0 vdd 20n delay delay 40n 60n) Vb b_ 0 pulse (0 vdd 10n delay delay 20n 40n) ***** define global nodes for use in subcircuits ***** .global vdd *** define subcircuits (modules) ***** .subckt nand x y out Mp1 out x vdd vdd P W=Wp L=Lmin + PD='Wp + 6*Lmin' PS='Wp + 6*Lmin' + AD='3*Wp*Lmin' AS='3*Wp*Lmin' Mp2 out y vdd vdd P W=Wp L=Lmin + PD='Wp + 6*Lmin' PS='Wp + 6*Lmin' + AD='3*Wp*Lmin' AS='3*Wp*Lmin' Mn1 out x node1 0 N W=Wn L=Lmin + PD='Wn + 6*Lmin' PS='Lmin' + AD='3*Wn*Lmin' AS='Wn*Lmin' Mn2 node1 y 0 0 N W=Wn L=Lmin + PD='Wn + 6*Lmin' PS='Wn + 6*Lmin' + AD='3*Wn*Lmin' AS='3*Wn*Lmin' .ends .subckt inverter in out strength=Wn ratio='Wp/Wn' Mn1 out in 0 0 N W=strength L=Lmin + PD='strength + 6*Lmin' PS='strength * 2 + Lmin' + AD='3*strength*Lmin' AS='3*strength * Lmin' Mp1 out in vdd vdd P W='strength*ratio'
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/13/2010 for the course CSE cse241a taught by Professor Cheng during the Spring '10 term at UCSD.

Page1 / 3

hspice-example - HSPICE Tutorial by Yousof Mortazavi (Oct....

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online