lab_wk1(2)

lab_wk1(2) - CSE140L: Components and Design Techniques for...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
1 CSE140L: Components and Design Techniques for Digital Systems Lab Introduction Tajana Simunic Rosing
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Welcome to CSE 140L! Instructor: Tajana Simunic Rosing Email: tajana@ucsd.edu ; please put CSE140L in the subject line Ph. 858 534-4868 Office Hours: W 11:00-12:00pm; Th 11:30-12:30pm; CSE 2118 Instructor’s Assistant: Sheila Manalo Email: shmanalo@ucsd.edu Phone: (858) 534-8873 TA : Gautham Reddy Email : greddy@ucsd.edu TA office hrs : Tu/Fri? Class Website: http://www.cse.ucsd.edu/classes/wi10/cse140L/ Grades: http://webct.ucsd.edu
Background image of page 2
3 Course Description • Prerequisites: – CSE 20 or Math 15A, and CSE 30. – CSE 140 must be taken concurrently • Objective: – Introduce digital components and system design concepts through hands-on experience in a lab • Grading – Labs (4): 70% • First two labs will use simulation only, the 2 nd two labs will use Xilinx HW • Schedule for lab access; need to schedule a demo to TA by lab due date • Go to Robin Knox [rsknox@cs.ucsd.edu] office in CSE 2248 to program your student ID for access to CSE 3219 – Monday-Thursday 10-12:30 and 2:00-4:00 – Exam: 30% – Regrade requests: turn in a written request at the end of the class where your work is returned
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Textbook and Recommended Readings Required textbook: – Contemporary Logic Design by Recommended textbook: – Digital Design by F. Vahid Lecture slides are derived from the slides designed for both books
Background image of page 4
5 Software and Hardware we will use Freely available in CSE 3219 lab: Xilinx Virtex-II Pro Development System (XUPV2P) http://www.xilinx.com/univ/xupv2p.html PC in the lab already have ISE tools installed. You can program boards in the lab only! You can download on your own PC Webpack tools to implement and test your design; this is all that will be needed for the first two labs. www.xilinx.com/ise/logic_design_prod/webpack.htm
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Outline Transistors – How they work – How to build basic gates out of transistors – How to evaluate delay Pass gates Muxes
Background image of page 6
Quick intro to Xilinx board and tools
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ISE Project Navigator Built around the Xilinx design flow – Access to synthesis and schematic tools • Including third- party synthesis tools – Implement your design with a simple double-click • Fine-tune with easy-to-access software options
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/16/2010 for the course CSE 140 taught by Professor Rosing during the Winter '06 term at UCSD.

Page1 / 38

lab_wk1(2) - CSE140L: Components and Design Techniques for...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online