cpe151_lec1_vlsi_overview

cpe151_lec1_vlsi_overview - Overview of VLSI Design...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
Overview of VLSI Design
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background ± VLSI is a relatively new field ± Started with SSIs in early 60’s (a few BJTs and resistors on a chip) ± Today’s chips have millions of simple MOS transistors and perform complex functions
Background image of page 2
Why VLSI? ± Building complex electronic circuits using discrete components are difficult and expensive ± Cost depends on # of devices ± Integrated circuits solved much of the problems ± Print many tiny circuits on a flat surface - “easy” as taking pictures ± Cost depends on die size
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Moore’s Law ± Resolution of the printing process has improved exponentially ± Feature size has shrunk by 0.7 times every 3 years ± Intel’s Gordon Moore in early 80’s predicted that this trend would continue ± Cost of printing process has grown modestly ± Thus, cost per function has dropped exponentially
Background image of page 4
Moore’s Law (continued) ± At each new generation (every 3 years), the cost per function have dropped by a factor of 2 ± Shrinking an existing chip makes it cheaper! t Die cost t log(#dev) t log(cost/func)
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
But. .. ± Cost of manufacturing ICs have remained flat but design cost has not ± Design productivity has not improved at the same rate as the complexity of the chips ± So the cost of chip design has grown exponentially with the complexity of the ICs ± Integrated circuits are attractive in terms of manufacturing cost but not in terms of design cost and risk
Background image of page 6
What Fits On A Chip Today? ± State of the art IC ± 18mm on each side (324 mm2) ± 0.25um drawn gate length ± 1um wire pitch (18,000 wire pitches) ± 4-5 level metal 0.25um (2 λ ) 1um (8 λ )
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Technology Scaling ± Number of ‘grids’ per chip quadruples every 3 years ±
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/17/2010 for the course CPE 151 taught by Professor Heedley during the Fall '08 term at CSU Sacramento.

Page1 / 36

cpe151_lec1_vlsi_overview - Overview of VLSI Design...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online