Homework7_sol_2010

Homework7_sol_2010 - Homework#7 1 Homework#7 due March 1 at...

This preview shows pages 1–4. Sign up to view the full content.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Homework #7 February 17, 2010 1 Homework #7 due March 1 at noon ECE 15a Winter 2010 1. (15p) Design a combinational circuit with three inputs, x,y, and z, and three outputs: A, B, and C. When the binary input is 0,1,2, or 3, the binary output is one greater than the input. When the binary input is 4, 5, 6 or 7, the binary output is one less than the output. Truth table: xyz ABC 000 001 001 010 010 011 011 100 100 011 101 100 110 101 111 110 K-map: A: B: C: A=yz+xz+xy B=y’z+xz+x’yz’ C=z’ 1 1 1 1 1 10 11 01 yz x 1 1 1 1 1 10 11 01 yz x 1 1 1 1 1 10 11 01 yz x 2. (10p) A majority circuit is a combinational circuit whose output is equal to 1 if the input variables have more 1’s than 0’s. The output is 0 otherwise. Design a 5-input majority circuit. At least 3 inputs should be 1 if output is 1. So we have Y=abc+abd+abe+acd+ace+ade+bcd+bce+bde+cde y z x z x y A y’ z x z x’ y B z’ z’ C 3. (10p) Design a 4-bit combinational circuit 2’s complementer. (The output generates the 2’s complement 3....
View Full Document

{[ snackBarMessage ]}

Page1 / 7

Homework7_sol_2010 - Homework#7 1 Homework#7 due March 1 at...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online