218L9F08a - 10/2/08 ESE218 Fall 2008 Review 1 3 Topics for...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
10/2/08 ESE218 Fall 2008 Review 1 1 Topics for Test 1 Number systems and codes 1. Binary, Octal, Hexadecimal Conversions to/from decimal numbers 2. Decimal codes Weighted codes: BCD (=8421), 2421 Self-complementing codes: 2421, Excess-3 3. Representation of negative numbers 1’s and 2’s complements for binary numbers 9’s and 10’s complements for decimal numbers 4. Binary arithmetic Addition and subtraction of binary and BCD numbers Multiplication of binary numbers 5. Reflective Gray code 6. Error detection and correction: code distance Parity generation and checking (no Hamming codes)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10/2/08 ESE218 Fall 2008 Review 1 2 Topics for Test 1 Switching algebra and algebraic manipulations 1. Axioms and theorems including Distributive law DeMorgan’s law Consensus property 2. Switching functions functions of two variables extension to 3 and more variables 3. Standard forms SOP and POS, form conversion minterms and Maxterms, specification of functions with numbers Canonical forms, form conversion
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 10/2/08 ESE218 Fall 2008 Review 1 3 Topics for Test 1 Logic gates and two-level implementations 1. Positive and negative logic 2. Two-input AND, OR, NOT, XOR NAND, NOR, XNOR gates 3. Cascaded gates 4. Two-level implementations and propagation delays AND-OR, NAND-NAND OR-AND, NOR-NOR bubbles as inverters, conversions 6. AND-OR-INVERT (AOI), OR-AND-INVERT (OAI) 7. Propagation delay and timing diagrams static-1 and static-0 glitches critical path 10/2/08 ESE218 Fall 2008 Review 1 4 Topics for Test 1 Gate-level minimization 1. Implicants Prime implicants Essential prime implicants Handling don’t cares 2. Minimization with K-maps finding adjacent minterms and Maxterms minimal SOP and POS implementations glitch-free design 3. Gate-level circuit diagrams Read the textbook: Chapters 1, 2, 3! Practice solving sample tests, make sure you need < 1h20min/test Review the HW solutions and assignments (prelab) for experiments 1,2, 3 Solve other textbook problems...
View Full Document

This note was uploaded on 03/21/2010 for the course ESE 218 taught by Professor Donetsky during the Fall '08 term at SUNY Stony Brook.

Page1 / 4

218L9F08a - 10/2/08 ESE218 Fall 2008 Review 1 3 Topics for...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online