218L22F08 - BCD counter 2. synchronous counters binary...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
12/2/08 ESE218 Fall 2008 Test 3 1 Topics for Test 3 Analysis and design of FSM with D, T and JK-flip-flops, Mealy and Moore output types 1. state diagrams 2. state table 3. excitation tables (design tables) for flip-flop inputs JK- flip-flop T- flip-flop 4. FF input excitation and FSM output equations 5. timing diagrams possible glitches at Mealy outputs one clock period output delay at Moore outputs
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
12/2/08 ESE218 Fall 2008 Test 3 2 Topics for Test 3 Counters 1. asynchronous (ripple) counters
Background image of page 2
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: BCD counter 2. synchronous counters binary counters multimode counters parallel load /counting up/down counting 3. handling unused states self-correcting design 12/2/08 ESE218 Fall 2008 Test 3 3 Topics for Test 3 Registers 1. parallel in/out 2. serial in/out, shift registers 3. universal registers: parallel load/shift modes 4. ring counters 5. Johnson counters state decoding with AND2 gates 6. handling unused states self-correcting design...
View Full Document

Page1 / 3

218L22F08 - BCD counter 2. synchronous counters binary...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online