{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

218L24F08 - ESE218 Lecture 24 Programmable Logic Memory...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
12/11/08 ESE218 Fall 2008 Lecture 24 1 ESE218 Lecture 24. Programmable Logic. Memory elements Outline Programmable logic ROM PAL PLA Sequential devices CPLD FPGA Memory RAM Static Dynamic Summary
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
12/11/08 ESE218 Fall 2008 Lecture 24 2 Memory array structure Read Write . . . Address decoder Address bus Data bus Memory array
Background image of page 2
12/11/08 ESE218 Fall 2008 Lecture 24 3 Read-Only Memory 1 2 3 4 5 6 1 12 2 13 3 6 4 5 9 8 10 11 3 6 4 5 9 8 10 11 3 6 4 5 3 6 4 5 9 8 10 11 1 2 3 4 5 6
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
12/11/08 ESE218 Fall 2008 Lecture 24 4 Read Only Memory Address decoder Address bus Data output Vdd=+5v Vdd=+5v
Background image of page 4
12/11/08 ESE218 Fall 2008 Lecture 24 5 Programmable Array Logic 1 2 3 4 5 6 1 12 2 13 3 6 4 5 9 8 10 11 3 6 4 5 9 8 10 11 3 6 4 5 3 6 4 5 9 8 10 11 1 2 3 4 5 6
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
12/11/08 ESE218 Fall 2008 Lecture 24 6 Programmable Logic Array 1 2 3 4 5 6 1 12 2 13 3 6 4 5 9 8 10 11 3 6 4 5 9 8 10 11 3 6 4 5 3 6 4 5 9 8 10 11 1 2 3 4 5 6
Background image of page 6