218q8s - i,3-j.firi r{niit Fr"-t-for the JK-flip-flop...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
ESE218 Quiz 8 Name November 6,2008 1. Complete the timing diagram for a master-slave implementation of the edge-triggered flip-flop. Note: the circuit utilizes LEVEL-TRIGGERED Dlatches. Show small (At << Tcx) propagation delays. ID i<*---*'**: i ln.aay-.ar ; 2. Complete the timing diagram propagation delays. d-**
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: i:,3-j.firi r{niit.{ Fr".-t-for the JK-flip-flop showing small d!*.*** t--7]?.2 r-(o 1 (At << Tcrr) J K PRESET O "l C,*/i'.cz\'tr ivtu'r'{ 1x-e-je/ ; t.+ Uav-{ tt(.tt-\;1 4;;** -#. i* - : ; J r<.fk!I) : , :rrru Q' .jl *-i-r*-f--Li '{'att r;:^u* *k V-r* u*J- t ' {-t-r t'€4+ ttD<'L' <1L g<...
View Full Document

This note was uploaded on 03/21/2010 for the course ESE 218 taught by Professor Donetsky during the Spring '08 term at SUNY Stony Brook.

Ask a homework question - tutors are online