ch04[1] - Chap. s 41 4-1 Register Transfer Language...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Computer System Architecture Dept. of Info. Of Chap. 4 Register Transfer and Microoperations Chap. 4 Register Transfer and Microoperations 4-1 Chap. 4  Register Transfer and Microoperations 4-1 Register Transfer Language Microoperation The operations executed on data stored in registers (shift, clear, load, count) Internal H/W Organization (best defined by specifying) 1. The set of registers(register p && , o& ) 2. The sequence of microoperations 3. The sequence control of microoperations Register Transfer Language The symbolic notation used to describe the microoperation transfer among registers » The use of symbols instead of a narrative explanation provides an organized and concise manner A convenient tool for describing the internal organization of digital computers in concise and precise manner 4-2 Register Transfer Registers : Fig. 4-1 Designated by Capital Letter( sometimes followed by numerals ) : MAR(Memory Address Register), PC(Program Counter), IR(Instruction Register), R1(Processor Register)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Computer System Architecture Dept. of Info. Of Chap. 4 Register Transfer and Microoperations Chap. 4 Register Transfer and Microoperations 4-2 The individual F/Fs in an n-bit register : numbered in sequence from 0( rightmost position ) through n-1 The numbering of bits in a 16-bit register : marked on top of the box A 16-bit register partitioned into two parts : bit 0-7( symbol “L” Low byte ), bit 8- 15( symbol “H” High byte ) Register Transfer : Information transfer from one register to another ( transfer of the content of register R1 into register R2 ) » The content of the source register R1 does not change after the transfer Control Function : The transfer occurs only under a predetermined control condition The transfer operation is executed by the hardware only if P=1 : Fig. 4-2 A comma is used to separate two or more operations( Executed at the same time ) Basic Symbols for Register Transfer : Tab. 4-1 1 2 R R 1 2 : ) 1 2 ( ) 1 ( R R P R R then P if = = 2 1 , 1 2 : R R R R T Symbol Description Examples Letters(and numerals) Denotes a register MAR, R2 Parentheses ( ) Denotes a part of a register R2(0- 7), R2(L) Arrow <- - Denotes transfer of information R2 <- - R1 Comma , Separates two microoperations R2 <- - R1, R1 <- - R2
Background image of page 2
Computer System Architecture Dept. of Info. Of Chap. 4 Register Transfer and Microoperations Chap. 4 Register Transfer and Microoperations 4-3 4-3 Bus and Memory Transfers Common Bus A more efficient scheme for transferring information between registers in a multiple-register configuration A bus structure = a set of common lines Control signals determine which register is selected » One way of constructing a common bus system is with multiplexers » The multiplexers select the source register whose binary information is place on the bus The construction of a bus system for four registers : Fig. 4-3 » 4 bit register X 4 » Four 4 X 1 Multiplexers
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/21/2010 for the course CS 145 taught by Professor Markjan during the Spring '10 term at Abilene Christian University.

Page1 / 13

ch04[1] - Chap. s 41 4-1 Register Transfer Language...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online