Computer_System_Architecture__MC121____October_2004

Computer_System_Architecture__MC121____October_2004 -...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Question Paper Computer System Architecture (MC121) – October 2004 Section A : Basic Concepts (30 Marks) This section consists of questions with serial number 1 - 30. Answer all questions. Each question carries one mark. Maximum time for answering Section A is 30 Minutes. 1. ________bits are used to denote a character. (a) 16 (b) 7 (c) 2 (d) 8 (e) 32. < Answer > 2. The fastest processor chips today have an internal clock rate of at least ______. (a) 100 MHZ (b) 200 MHZ (c) 400 MHZ (d) 250 MHZ (e) 300 MHZ. < Answer > 3. Octal number 736.4 is converted to decimal as (a) (475.5) 10 (b) (479.5) 10 (c) (478.5) 10 (d) (476.3) 10 (e) (477.5) 10. < Answer > 4. Conversion of the decimal 41.6875 into binary number will be (a) 110001.1101 (b) 10000.1011 (c) 101001.1011 (d) 101101.1011 (e) 101111.1011. < Answer > 5. The addition of two binary numbers in 2’s complement x=1010100 and y=1000011 (a) 11010110 (b) 11110011 (c) 01111011 (d) 10010001 (e) 11000111. < Answer > 6. Floating point is always interpreted to represent a number in the following form (a) M * r e (b) M e * r (c) E r * m (d) M * e (e) E m * r. < Answer > 7. If 1’s are mapped in a k-map the Boolean function is in the form (a) Sum of products (b) Product of sums (c) Subtraction and divide (d) Addition and subtraction (e) Sum of sums. < Answer > 8. A combinational circuit that performs the addition of two input bits and a carry from the previous lower significant position is called (a) Full-adder (b) Half-adder (c) Full-subtractor (d) Half-subtractor (e) Full-Divider. < Answer > 9. Which of the following gates is called as a universal gate as any digital system can be implemented with it? (a) AND gate (b) NAND gate (c) OR gate (d) SR gate (e) XOR gate. < Answer > 10. A combinational circuit that converts binary information from n input lines to a maximum of 2 n unique output lines is (a) Decoder (b) Encoder (c) Full adder (d) Half adder (e) Half-Subtractor. < Answer > 11. The outputs of sequential circuits are functions of (a) External inputs (b) Present state of flip-flops (c) Next state of the flip-flop (d) External outputs (e) Logic gates. < Answer > 12. In which type of flip-flop the intermediate condition of the SR flip-flop(When S=R=1) is eliminated? (a) Edge-triggered flip-flop (b) JK flip-flop (c) D flip-flop (d) S flip-flop (e) T flip-flop. < Answer > 13. How many flip-flops make up a register of 8 bits? (a) 6 (b) 7 (c) 8 (d) 16 (e) 32. < Answer > 14. What is the maximum count achieved by a counter with four flip-flops? (a) 10 (b) 15 (c) 9 (d) 16 (e) 8. < Answer >
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 15. Given the characteristic table of a JK flip-flop. Find the missing output value J K Q(t +1) 0 0 Q(t) 0 1 0 1 0 1 1 1 --- (a) Q(t) (b) Q’(t + 1) (c) 1 (d) Q’(t) (e) 0. < Answer >
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/21/2010 for the course CS 145 taught by Professor Markjan during the Spring '10 term at Abilene Christian University.

Page1 / 18

Computer_System_Architecture__MC121____October_2004 -...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online