week14 - ECE 3150 Spring 2009 Week 14 Recitation There is...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 3150 Spring 2009 Week 14 Recitation There is Homework 10 due on Friday. Additional practice problems: (a) What is the logic function of Out ? (b) Design the full complementary CMOS logic with PUN and PDN that implements the same function. Indicate sizing of each transistor so that the logic network will match the large signal resistance of the inverter of size (1p, 1n) in Prob. 3. A B C D Out Out=AC +BD 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
What are the input logic values that will generate an uncertain (high-impedance) output signal? A weak logic signal? What are the main problems for the circuit you have design? Suggest a way to remove the possible weak “1” at the output. High-impedance values: A = 0 or B = 0 . Weak logic values: ( A = 1 and C = 0 ); ( B = 1 and D = 0 ) We can add a level restorer and a staticizer to remove the possible weak 1’s. (d) Design a DCVSL circuit, assuming all complements of A, B, C , and D are available. Will there be a weak value at the output? A
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/26/2010 for the course ECE 3150 taught by Professor Spencer during the Spring '07 term at Cornell University (Engineering School).

Page1 / 4

week14 - ECE 3150 Spring 2009 Week 14 Recitation There is...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online