hw5sol - CSCI 120 Introduction to Computation Homework 5...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: CSCI 120 Introduction to Computation Homework 5 Solution Saad Mneimneh Visiting Professor Hunter College of CUNY PART 1: Pipelining... Consider a machine with the following machine cycle: Fetch: instruction is fetched Decode: instruction is decoded Execute: instruction is executed Write-back: result is written back to memory Therefore, a normal (non-pipelined) execution will look like the following: F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB ... Since both fetch and write-back access memory, they cannot be performed si- multaneously. Show how a pipelined machine cycle will look like using 9 in- structions. How much speedup is gained over the non-pipelined execution? Heres one possibility F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB The speedup is 36/18=2. Heres another: F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB F D E WB The speedup is 36/20=1.8. In both cases, when the number of instruction is large, the speedup approaches 2....
View Full Document

This note was uploaded on 03/27/2010 for the course CSCI 120 taught by Professor Saadmneimneh during the Spring '09 term at CUNY Hunter.

Page1 / 3

hw5sol - CSCI 120 Introduction to Computation Homework 5...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online