ch3 part A

ch3 part A - EEL 3801 EEL 3801 Computer Organization...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EEL 3801 EEL 3801 Computer Organization Computer Organization Spring 2010 Spring 2010 Chapter 3 Chapter 3 Intel Instruction Sets Intel Instruction Sets Hamacher et al , Computer Organization Acknowledgment and appreciation for various slide materials from Dr. Philip Wilsey, Dr. Randy Katz, Dr. Philip Leong IA-32 Pentium Example Intel is by far the most successful computer architecture to date Describe Intel Architecture (IA) 32-bit machines (hence IA-32) First, IA-32 was the 80386 (1985), then 80486 (1989), Pentium (1993), Pentium Pro (1995), Pentium II (1997), Pentium III (1999), Pentium 4 (2000) 80386 80486 Pentium Pentium 4 Registers and Addressing Memory is byte addressable using 32-bit addresses Instructions operate on data operands of 8 or 32 bits (byte and doubleword) Little-endian addressing Multiple byte data operands may start at any byte address (no alignment necessary) IA-32 Registers- 8x32-bit general purpose registers- 8 floating point registers (doubleword or quadword (64 bits)) with extension to 80 bits internally for increased accuracy- Memory divided into segments and controlled by segment registers- Instruction pointer = program counter Figure 3.37. IA-32 register structure. 31 13 11 9 7 Instruction pointer CF - Carry ZF - Zero SF - Sign TF - Trap IOPL - Input/Output OF - Overflow IF - Interrupt enable R0 R1 31 R7 FP0 FP1 FP7 63 CS 16 SS ES FS GS DS Code Segment Stack Segment Data Segments 31 Status register 12 8 6 privilege level General purpose registers 8 Floating-point registers 8 Segment registers 6 Segments Segments Code segment holds program instructions Data segment holds data operands Stack segment holds processor stack Status register Holds the condition code flags (CF, ZF, SF, OF) information about the results of arithmetic operations Program execution mode bits (IOPL, IF, TF) associated with IO operations and interrupts Register Names Registers in early processors (8-bit and 16-bit) map to IA- 32 registers Grouped into data (holding operands), pointer and index registers (holding addresses and address indices used to determine the effective address of a memory operand) The E-prefix means a extended 32-bit version of the register...
View Full Document

Page1 / 18

ch3 part A - EEL 3801 EEL 3801 Computer Organization...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online