ch5 part A - EEL 3801 EEL 3801 Computer Organization...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EEL 3801 EEL 3801 Computer Organization Computer Organization Spring 2010 Spring 2010 Chapter 5 Chapter 5 The Memory System The Memory System Hamacher et al , Computer Organization Acknowledgment and appreciation for various slide materials from Dr. Philip Wilsey, Dr. Randy Katz, Dr. Philip Leong Slide 1 of 20 Memory s Maximum size of memory determined by addressing scheme s e.g. 16-bit addresses can only address 2 16 = 65,536 (64K) memory locations s Most machines byte addressable but retrieve/store data in words s 1K=2 10 ,1M=2 20 ,1G=2 30 , 4G=2 32 , 1T=2 40 s In fact, the number of bits actually stored and retrieved in one memory access is the most common definition of the word length of a computer Slide 2 of 20 Simplified View s Data transfer takes place through the MAR (Memory Address Register) and MDR (Memory Data Register) Up to 2 k addressable MDR MAR k-bit address bus n-bit data bus Control lines ( , MFC, etc.) Processor Memory locations Word length = n bits W R / Slide 3 of 20 Memory s Ideal memory: fast, large, and inexpensive s Unfortunately, it is impossible to meet all requirements simultaneously s Processor usually runs much faster than main memory s Small memories fast, large memories slow s Use a cache memory to store data that is likely to be used s Processor memory is limited s Use virtual memory to increase apparent size of physical memory by moving unused sections of memory to disk (automatically). A translation between virtual and physical addresses is done by a memory management unit Slide 4 of 20 RAM Memories FF Figure 5.2. Organization of bit cells in a memory chip. circuit Sense / Write Address decoder FF CS cells Memory circuit Sense / Write Sense / Write circuit Data input/output lines: A A 1 A 2 A 3 W W 1 W 15 b 7 b 1 b W R / b 7 b 1 b b 7 b 1 b Slide 5 of 20 RAM Memories...
View Full Document

This note was uploaded on 04/02/2010 for the course EEL 3801 taught by Professor Froosh during the Spring '08 term at University of Central Florida.

Page1 / 20

ch5 part A - EEL 3801 EEL 3801 Computer Organization...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online