ECE 212 Hmwk solution 2

# ECE 212 Hmwk solution 2 - ECE 212 HW Set 2 Solutions p 1 of...

This preview shows pages 1–3. Sign up to view the full content.

Sheet1 Page 1 ECE 212 HW Set 2 Solutions p 1 of 11 D:\ECE212\HW\212Spr10\hw02\hw02SLN.doc ECE 212 Homework Set 2 ° SOLUTIONS 1. (ECE 211 material) This problem refers to the D flip-flop with Clock Enable input. The input-output table appears below. You will realize this device using an ordinary D flip-flop plus combinational logic, as shown below. (a) From the table, write a logic expression for Q+ in terms of CE, D and Q. (b) Realize your expression with a logic gate circuit. The inputs and outputs are all active-High. (c) Do you recognize this combinational circuit? CE D Q+ 0 ° Q 1 0 0 1 1 1 Solution: (a) Q+ = ( CE ) ' ·Q + (CE ) · D (b) (b) The circuit is a 2-to-1 line multiplexer. The switching is performed by the CE input, with data inputs Q, D: Q ECE 212 HW Set 2 Solutions p 2 of 11 2. (ECE 211 material) A 4-bit shift register is a clocked circuit with four flip-flops, the clock input and the input S (for Shift). When S = 1, the flip-flop values move one place change. This behavior is described in the table below (Q3 is the current state of flip-flop 3 state). S Q3+ Q2+ Q1+ Q0+ 0 Q3 Q2 Q1 Q0 1 Q2 Q1 Q0 0 (a) Write a logic expression for Q3+. (b) Write a logic expression for Q2+. (c) Write a logic expression for Q1+. (d) Write a logic expression for Q0+. Solution: (a) Q3+ = S· & Q3 + S & Q2 (b) Q2+ = S· & Q2 + S & Q1 (c) Q1+ = S· & Q1 + S & Q0 (d) Q0+ = S· & Q0 + S & 0 = S“ & Q0 ( ECE 212 HW Set 2 Solutions p 3 of 11 3. For the three registers shown, neatly complete the timing diagram to show the contents of the registers for two clock pulses. All three registers have their Clock Enable inputs connected together to the Load

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Sheet1 Page 2 signal. The inital register contents are shown in the timing diagram, along with the X and Load signals. Solution: At the second clock rising edge, Load = 1 and all three registers are loaded. Register A receives the value of X, register B receives the value in A, register C receives the value in B. t ECE 212 HW Set 2 Solutions p 4 of 11 4. This question refers to the State Transition Diagram developed in lecture.
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### What students are saying

• As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

Kiran Temple University Fox School of Business ‘17, Course Hero Intern

• I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

Dana University of Pennsylvania ‘17, Course Hero Intern

• The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

Jill Tulane University ‘16, Course Hero Intern