This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: 1. Design an input circuit of 3V 2. What state is T1 in? 3. What state is T2 in, and what is V out ? 4. What would be V out if V in <V t 5V T1 T2 Vout V in...
View Full Document
This note was uploaded on 04/06/2010 for the course EE 102 taught by Professor Pingli during the Fall '08 term at Shanghai Jiao Tong University.
- Fall '08