VLSI - Unit 3 - I

VLSI - Unit 3 - I - 1 OFF OFF ON ON Slide 9 Dept. Of EEE...

Info iconThis preview shows pages 1–15. Sign up to view the full content.

View Full Document Right Arrow Icon
EC1461 VLSI Design Unit3: Sub System Design and Layout Dr.Premanand Chandramani SSN College of Engineering 8 th Semester, BE, EEE
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Slide 2 Dept. Of EEE Transistors as Switches b We can view MOS transistors as electrically controlled switches b Voltage at gate controls path from source to drain g s d g = 0 s d g = 1 s d g s d s d s d nMOS pMOS OFF ON ON OFF
Background image of page 2
Slide 3 Dept. Of EEE CMOS Inverter 1 0 Y A V DD A Y GND A Y
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Slide 4 Dept. Of EEE CMOS Inverter 0 1 0 Y A V DD A= 1 Y= 0 GND ON OFF A Y
Background image of page 4
Slide 5 Dept. Of EEE CMOS Inverter 0 1 1 0 Y A V DD A= 0 Y= 1 GND OFF ON A Y
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Slide 6 Dept. Of EEE CMOS NAND Gate 1 1 0 0 A 1 0 1 0 Y B A B Y
Background image of page 6
Slide 7 Dept. Of EEE CMOS NAND Gate 1 1 0 0 A 1 0 1 1 0 Y B A= 0 B= 0 Y= 1 OFF ON ON OFF
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Slide 8 Dept. Of EEE CMOS NAND Gate 1 1 0 0 A 1 1 0 1 1 0 Y B A= 0 B= 1 Y=
Background image of page 8
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 14
Background image of page 15
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 OFF OFF ON ON Slide 9 Dept. Of EEE CMOS NAND Gate 1 1 A 1 1 1 1 1 Y B A= 1 B= Y= 1 ON ON OFF OFF Slide 10 Dept. Of EEE CMOS NAND Gate 1 1 A 1 1 1 1 1 Y B A= 1 B= 1 Y= ON OFF OFF ON Slide 11 Dept. Of EEE CMOS NOR Gate 1 1 A 1 1 1 Y B A B Y Slide 12 Dept. Of EEE NAND, NOR logic using Pass Tr Slide 13 Dept. Of EEE Inverter Slide 14 Dept. Of EEE NAND Logic gate Slide 15 Dept. Of EEE NOR Pull-up/Pull-down ratio...
View Full Document

Page1 / 15

VLSI - Unit 3 - I - 1 OFF OFF ON ON Slide 9 Dept. Of EEE...

This preview shows document pages 1 - 15. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online