Lecture17 - Announcements ECE 2300 Introduction to Digital...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 17: Spring 2010 1 ECE 2300 Introduction to Digital Logic Design Single Cycle Microprocessor Lecture 17: 2 Announcements • Lab 6 is on Blackboard • Updated Lecture 16 slides on Blackboard • Prelim 2 – Thursday, April 15, 7:30pm, Phillips 101 – Covers Lectures 10-20 – Closed book and notes • New attendance policy starting today – 3 of 5 discretionary points – 12 remaining classes, initial the attendance sheet – Miss 0-2: 3 points – Miss 3-4: 2 points – Miss 5-6: 1 point – Miss >6: 0 points Lecture 17: Part 2 Overview • Single cycle microprocessor • Pipelined microprocessor • Instruction set architecture • Caches and main memory • Virtual memory • Input/output • Exceptions • Case study 3 Lecture 17: 4 The Basic Processing Cycle RF LD SA SB DR D_in ALU DataA DataB Operation Data Out • Read data from two registers • Perform an operation • Place the result into a register • All three steps performed in 1 clock cycle Lecture 17: 5 Register File Collection of D registers Control inputs SA – Source address A SB – Source address B DR – Destination address LD – Load destination register with D_in • Data inputs D_in – Input data • Data outputs DataA – Output data A DataB – Output data B RF LD DataA SA DataB SB DR D_in Clk n n n k k k Lecture 17: 6 Register File Decoder I0 Y0 I1 Y1 EN Y2 Y3 LD DR 1 DR 0 Reg LD D Reg LD D Reg LD D Reg LD D D_in MUX 0 1 2 3 MUX 0 1 2 3 SA 1 SA 0 SB 1 SB 0 DataA DataB n n n Only 4 registers shown. Typically have 32 or more. Lecture 17: 7 Instruction Execution RF LD SA SB DR D_in ALU DataA DataB “add” ADD R0, R1, R2 source registers operation destination register 01 10 1 00 Data Out Lecture 17: 8 Instruction Execution RF LD SA SB DR D_in ALU DataA DataB Operation ADD R0, R1, R2 LD SA CLOCK SB DataA DataB Data Out Data Out DR Operation “add” 01 10 00 Lecture 17: 9 Instruction Execution RF LD SA SB DR D_in ALU DataA DataB Operation LD SA CLOCK SB DataA DataB Data Out Data Out DR Operation “add” 01 10 00 ADD R0, R1, R2 SUB R3, R0, R3 “sub” 00 11 11
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Lecture 17:10 Operations With Constants RF LD SA SB DR D_in ALU DataA DataB SE IMM MB 0 1 Operation Data Out ADDI R1, R1, 1 • Constants are called immediate values • Sign extend (SE) IMM to the width of DataA to
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

Lecture17 - Announcements ECE 2300 Introduction to Digital...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online