{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

370L4 - EECS/CS 370 Instruction Set Architecture Lecture 4...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS/CS 370 Instruction Set Architecture Lecture 4
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Lectures of Instruction Set Architecture (ISA) Design Lecture 3: Storage types and addressing modes Lecture 4: MIPS architecture Lecture 5: Calling functions / passing arguments Lecture 6: Translation software
Background image of page 2
Recap (storage) Registers Small array of storage locations in processor Fast access Direct addressing only Memory Large array of storage locations Slow access Many addressing modes
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Instruction Set Design What instructions should be included? add, branch, load/store multiply, divide, sqrt mmx_add What storage locations? How many registers? How much memory? Any other “architected” storage? How should instructions be formatted? 0, 1, 2 or more operands?
Background image of page 4
MIPS instruction set Three main types of instructions: Arithmetic Add, subtract, multiply, divide Logical: and, or, shift, rotate, etc. Compare : equal, lt, le, ne, etc.) Memory access Load, store Sequencing / control flow Jump, branch, function call, return
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}