370L19 - EECS/CS 370 Pipeline Control Hazards Lecture 19...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS/CS 370 Pipeline Control Hazards Lecture 19
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Next four lectures on pipelining Data hazards What are they? How do you detect them? How do you deal with them? Today: Control hazards Other issues: exceptions, performance, test case preparation Advanced topics
Background image of page 2
PC Inst mem REG file M U X A L U M U X 1 Data memory + + M U X IF/ ID ID/ EX EX/ Mem Mem/ WB sign ext Control
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Pipeline function for BEQ Fetch: read instruction from memory Decode: read source operands from reg Execute: calculate target address and test for equality Memory: Send target to PC if test is equal Writeback: Nothing left to do
Background image of page 4
Control Hazards beq 1 1 10 sub 3 4 5 time fetch decode execute memory writeback fetch decode execute beq sub
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
hazards Avoidance Make sure there are no hazards in the code Detect and Stall Delay fetch until branch resolved.
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/13/2010 for the course CSE 245 taught by Professor Dawan during the Spring '10 term at Punjab Engineering College.

Page1 / 18

370L19 - EECS/CS 370 Pipeline Control Hazards Lecture 19...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online