lecture1

lecture1 - ELEC 303 ASIC Design with FPGA Syllabus:...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
ELEC 303 ASIC Design with FPGA Ho-Chi Huang, Lecture Notes, No. 1-1 Syllabus: • Instructor: Dr. Ho-Chi HUANG (Rm.2518, email: eehuang, Tel: 2358-7046) • Lab Officer: Mr. Siu Fai LUK (Rm.3114, email: eesfluk, Tel: 2358-8844) • Lecture: 9:00 - 10:50 AM on Mondays • Office Hours: 16:00 - 17:00 PM on Wednesdays and Fridays or by appointment • Textbook: Lecture notes and lab sheets (course.ee.ust.hk\elec303) • References: Programmable logic design quick start hand book (2002, Xilinx) literatures on www.xilinx.com www.altera.com ELEC 303 ASIC Design with FPGA Ho-Chi Huang, Lecture Notes, No. 1-2 Where are the lecture notes cited from?
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ELEC 303 ASIC Design with FPGA Ho-Chi Huang, Lecture Notes, No. 1-3 Where is the Reference Book? ELEC 303 ASIC Design with FPGA Ho-Chi Huang, Lecture Notes, No. 1-4 • Lecture Notes – Will be posted at least one week before the lecture – Please print it out and bring to the class before the lecture • Laboratory Handouts - 6 laboratories for 12 weeks – Will be posted at least one week before the laboratory – Please print it out and do the pre-lab before the laboratory • Reading Assignments – Reference book and technologic notes – All the useful data sheets of Xilinx and Altera FPGA • Homework assignments and solutions - one per chapter – Homework will be posted at least one week before the due day – Solutions will be posted on the due day, no late hand-in • Past paper questions and solutions – Posted one week before the examination What Materials are on the Web Site
Background image of page 2
ELEC 303 ASIC Design with FPGA Ho-Chi Huang, Lecture Notes, No. 1-5 Syllabus for Lecture: • Lecture: Divided into two parts • Part One: FPGA Basics – Using Xilinx XC3000 (obsolete) as examples Wk Lectures 1 Introduction to ASIC 2-3 Introduction to FPGA and EPLD 4-7 FPGA design cycles (technology mapping, placement and routing,. .) 8 midterm • Part Two: Advanced FPGA features – Refer to Xilinx and Altera websites Wk Lectures 9-10 Altera EPLD and Max+Plus II 11-12 Xilinx FPGA and Foundation 13-14 Other advanced features ELEC 303 ASIC Design with FPGA Ho-Chi Huang, Lecture Notes, No. 1-6 Syllabus for Laboratory: • Laboratory: Emphasise on hands-on laboratory Regular Labs (20%) are well defined Lab 1 Altera EPLD --- Introductory Lab Lab 2 Altera EPLD --- Arbiter Lab 3 Xilinx FPGA --- Introductory Lab Lab 4 Xilinx FPGA --- 4-bit microprocessor Project Labs (20%) are briefly specified Lab 5 Altera EPLD --- microwave oven controller Lab 6 Xilinx FPGA --- temperature sensor • Grading Policy: Homework (6 HW) 10% Laboratory and report (Lab 1-6) 40% Mid-term examination 25% Final examination 25%
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ELEC 303 ASIC Design with FPGA Ho-Chi Huang, Lecture Notes, No. 1-7 Significant Changes from Last Semester • FPGA – Uses new Xilinx FPGA, Spartan-II series » The previous XC4000 series (used in this class for 3 years) would be gradually obsolete by Xilinx • Design Software – Uses new ISE Design Tool for Xilinx » No one in this Department has tried it before
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 15

lecture1 - ELEC 303 ASIC Design with FPGA Syllabus:...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online