{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

10b IC Layout and Design Rules

10b IC Layout and Design Rules - EE115C Digital Electronic...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
EE115C Digital Electronic Circuits Lecture 10b: Layout and Design Rules
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EE115C 2 CMOS Inverter: Side and Top Views Side View (Cross-section) Top View Courtesy: CMOS VLSI Design, Weste …
Background image of page 2
3 CMOS Inverter: Mask View Top View Courtesy: CMOS VLSI Design, Weste … n-Well poly Silicon n+ diffusion p+ diffusion contacts Metal 1 EE115C
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4 IC Fabrication and Layout Layout A collection of mask views or mask drawings Designer prepares them based on schematics Usually with the help of software Magic, Cadence Virtuoso, etc. Often automated in the case of digital circuits Fabrication Process A collection of physical and chemical processes Photolithography – “writing with light in stone” Foundry builds die according to layout drawings E.g., IBM, Taiwan Semiconductor Manufacturing Company (TSMC) … Incredible quality control EE115C
Background image of page 4
5 Design Rules EE115C
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon