11b Dynamic Logic

# 11b Dynamic Logic - EE115C Digital Electronic Circuits...

This preview shows pages 1–5. Sign up to view the full content.

EE115C igital Electronic Circuits Digital Electronic Circuits Lecture 11b: Dynamic Logic

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Dynamic Gate M CLK CLK M n off In 1 Out C L Out on 1 AB+C In 2 PDN In 3 A B C M e CLK CLK M e o phase operation off on Two phase operation Precharge (CLK = 0) Evaluate (CLK = 1) Out CLK A B C CLK =+ + EE115C 2
Conditions on Output ± Once the output of a dynamic gate is discharged, it cannot be charged again until the next pre-charge ca ot be c a ged aga u t t e e t p e cag e operation. ± Inputs to the gate can make at most one transition during evaluation. ± Output can be in the high impedance state during and after evaluation (PDN off), state is stored on C 3 EE115C

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Properties of Dynamic Gates : Advantages ± Logic function is implemented by the PDN only number of transistors is N + 2 (vs. 2N for static CMOS) () ± Full swing outputs (V OL = GND and V OH = V DD ) ± Faster switching speeds duced load capacitance due to wer input pacitance (C reduced load capacitance due to lower input capacitance (C in ) reduced load capacitance due to smaller output loading (C out ) 4 EE115C
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 04/18/2010 for the course EE 115C taught by Professor N/a during the Spring '10 term at UCLA.

### Page1 / 21

11b Dynamic Logic - EE115C Digital Electronic Circuits...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online