Fall2008ClassExamReview

Fall2008ClassExamReview - characteristics { Describe the...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Review for In-Class Exam
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
In-class exam z Friday, September 17 (in lecture period) z A comprehensive written exam, emphasizing fundamentals: { Combinational logic design process (truth tables, K- maps, drawing simple circuits) { State machine design process (ASM/Classic diagrams, use of both VHDL and transition tables/K-maps) { Instrument measurements (using diagrams, not real scopes or analyzers) { Simple computer architecture, but NOT Lab 8 (no I/O, no SCASM, no subroutines) z Examples are online
Background image of page 2
In-class Exam: You Should Know … z Basic combinational logic { K-maps, SOP, minimal SOP, schematics z Basic circuit building { Protoboard usage { z Operation of a device, given its truth table, datasheet, etc.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
In-class Exam: You Should Know … z Oscilloscope { Make measurements from a screen capture given to you z Logic analyzer { Understand what it does { Interpret typical logic analyzer screens
Background image of page 4
In-class Exam: You Should Know … z Write/understand VHDL { Work with basic VHDL syntax and
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
Background image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: characteristics { Describe the function and/or draw the circuit for a given section of VHDL code { Write VHDL code (fill in code fragments or pick from multiple choices) to synthesize a given word description or circuit { VHDL coding would be within a template on the closed-book class exam (not from scratch) In-class Exam: You Should Know z State Machines { Understand a given ASM or classic state diagram { Generate an ASM diagram for a state machine from a word description { Generate the VHDL CASE statement to synthesize a state machine from an ASM chart { Recognize bugs in VHDL state machines, when compared with the corresponding state diagram { Timing calculations In-class Exam: You Should Know z Simple Computer { Architecture { Instruction word { Implementation of basic instructions { Dataflow between registers, memory, ALU z Lab 8 will not be covered, since you will not have completed it...
View Full Document

Page1 / 7

Fall2008ClassExamReview - characteristics { Describe the...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online