lab03 - Figure 6. Rise time of Y based on the circuit made...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE-2031 LAB#03 Timothy Gurtler Table 1. Device Propagation Delays Figure 1. Max propagation delay through this circuit is 45 ns. Figure 2. Truth table for a circuit with corresponding worst-case propagation delay rows.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE-2031 LAB#03 Timothy Gurtler Figure 3. Tristate circuit showing inputs, control, and output. Figure 4. Period of Vout on UP3 board with Lab3-epc1c12.sof program file.
Background image of page 2
ECE-2031 LAB#03 Timothy Gurtler Figure 5. Positive duty cycle of Vout on UP3 board with Lab3-epc1c12.sof program file.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Figure 6. Rise time of Y based on the circuit made from the K-map in Figure 2. ECE-2031 LAB#03 Timothy Gurtler Figure 7. Fall time of Y based on the circuit made from the K-map in Figure 2. Figure 8. Propagation delay, high-to-low, of the circuit made from the K-map in Figure 2. ECE-2031 LAB#03 Timothy Gurtler Figure 9. Propagation delay, low-to-high, of the circuit made from the K-map in Figure 2....
View Full Document

Page1 / 5

lab03 - Figure 6. Rise time of Y based on the circuit made...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online