Lecture1_3Updated-03192010

Lecture1_3Updated-03192010 - ECE 561 Digital Circuit Design...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 561 Digital Circuit Design he Ohio State University The Ohio State University Department of Electrical and Computer i i Engineering Instructor: Yuan F. Zheng
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Course Philosophy • Purposes – Familiarize students with digital design practice as well as principles • Learn a way to use actual chips for designing practical digital circuits • Learn modern design technologies with Xilinx software and programmable chips
Background image of page 2
Prerequisite • ECE 261: digital logic ECE 321/323/320: electronic circuits • Assume pre-built knowledge on basic ideas of mbinational & sequential circuits and boolean algebra combinational & sequential circuits and boolean algebra – How to build a counter out of f/f’s ow to minimize a logic expression How to minimize a logic expression – How to design a small sequential circuit with a few inputs
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
For designing more practical systems • Real logic design problems are too large to solve by raight theoretical approach straight theoretical approach • Necessary to use counter, register, multiplexer, decoder ips (Logic Building Blocks) rather than build from the chips (Logic Building Blocks) rather than build from the scratch with two-level NAND gates Necessary to employ state-of-the-art programmable chips (PLDs or FPGAs) to reduce package count and focus more n timing on timing
Background image of page 4
Textbook • Chaps 1, 2, 3: general introduction haps Chaps 4 6 Combinational 7 8 Sequential Principles Practice p (theory) (application) hap 5: HDL • Chap 5: HDL • Chap 9: FPGA
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Early reading assignment • 6.1 Documentation Standards • 7.1 Bistable Elements
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 23

Lecture1_3Updated-03192010 - ECE 561 Digital Circuit Design...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online