HO Superscalar pipelines

HO Superscalar pipelines - Superscalar Pipelines 11/24/08 1...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Superscalar Pipelines 11/24/08
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Scalar Pipelines A single k stage pipeline capable of executing at most one instruction per clock cycle. All instructions, regardless of type, traverse through the same set of pipeline stages. Instructions advance through the pipeline stages in lockstep fashion. Except when stalled an instructions remains in a stage for only one clock cycle and then advances to the next stage. We have concentrated on scalar pipelines with only a brief look at superscalar pipeline. We will now look at superscalar pipelines in more depth.
Background image of page 2
3 Superscalar Pipelines The natural descendants of scalar pipelines. They consist of: Parallel pipelines that are able to initiate the processing of multiple instructions in every machine cycle. Diversified pipelines which consist of execution stage with different types of functional units. They may be implemented as dynamic pipelines which change the execution order of execution of instructions without the reordering of instructions by the compiler. Parallel, diversified, and dynamic pipeline will be discussed separately.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Parallel Pipelines Degree of parallelism of a machine can be measured by the maximum number of instructions that can be concurrently in progress at any one time. A k-stage pipeline can have k instructions concurrently resident in the machine. The potential speedup is k. Same as using k non-pipelined processors. The pipeline requires much less hardware.
Background image of page 4
5 Superscalar Pipeline Scalar Pipeline Multiprocessor Temporal and Spatial Parallelism
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 For a width of s, the maximum speedup is sk.
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/20/2010 for the course CS 102 taught by Professor Kp during the Spring '10 term at Jaypee University IT.

Page1 / 22

HO Superscalar pipelines - Superscalar Pipelines 11/24/08 1...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online