homework5

homework5 - EE4609 Spring 2009 Homework #5 1) (a) For the...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
EE4609 Spring 2009 Homework #5 1) (a) For the parallel end termination R A R L = Z o C V dd R A calculate the power dissipation (W) and current draw (A) when holding a logic high (as shown in above circuit) and the power dissipation (W) and current draw (A) when holding a logic low (lower FET turned on, upper one turned off)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
(b) Repeat the calculations of part (a) for the Thevinen termination R A C V dd 2Z o R A 2Z o
Background image of page 2
(c) Repeat the calculations of part (a) for the termination to a voltage where V TT = V dd / 2. R A C V dd Z o V TT R A
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2) (a) Let a periodic clock signal of magnitude 2.4 V and period T V c (t) 2.4 V T/2 T t be applied to the following interconnect C R term Z o , t d R S V(t) Let R S = 2 Ohm, Z o = 50 Ohm and C = 5 pF. Chose R term to provide a source termination to suppress reflections. Calculate the power dissipation (W) for the case 2t d = T/2.
Background image of page 4
(b) Remove R term and the transmission line from the circuit (i.e., directly connect the driver to the receiver (C)) C R S V(t)
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 11

homework5 - EE4609 Spring 2009 Homework #5 1) (a) For the...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online