lab2a - ELEC 301 Lab 2(part a): Schematic Entry Version:...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ELEC 301 Lab 2(part a): Schematic Entry Version: 2010 Spring Introduction In this lab, you will be introduced to the Cadence suit of IC design tools, they are very popular in industry and can do everything starting from the schematic entry, circuit simulation, layout design, all the way down to a complete chip design. In the coming labs, the basic of Cadence design framework and schematic capture of a simple inverter (in transistor level) will be covered. Instead of working with discrete components (e.g. TTL parts, transistors, LEDs), you will learn how to build a chip through our lab exercises. A simple IC Design Flow Physical Layout Editing (Lab 4) Layout Verification (Lab 5) Post-layout Simulation (Lab 6) Circuit Simulation (Lab 2&3) Schematic Entry (Lab 2&3) Design Specification I. Starting Cadence Step 1. Enter to the Cadence working directory (working directory is the directory where you open Cadence and directory ~/ is your home directory). All your cadence-related files will be stored there from now onwards cd ~/301cadence Always start Cadence software under this working directory ( ~/301cadence) . And to activate the Cadence tool, under this working directory, type in the following command lines , source /usr/eelocal/cadence/ ic5141a / . cshrc icfb & It will take a few seconds to execute. The main Cadence window, Command Interpreter Window (CIW) will appear as below. Command Interpreter Window (CIW) ELEC 301-lab2a Dept. of ELEC, HKUST Page 1 of 9 You should frequently and carefully read the messages shown in CIW because most of the information, warnings and error messages from the system are shown there. To quit Cadence, click on the CIW’s manu bar File Æ Exit , then click on the “ Yes ” button in the pop-up menu to confirm. II. Use of the Library Manager You are going to create your own design library by use of the Library Manager . Design Library can be analogous to directory in a file system, grouping related files in a directory. We will put related designs in one design library. The Library Manager will help to organise design libraries. Cadence uses the Library Manager to do all of its file management tasks such as creating/opening/deleting/copying designs. To bring up the Library Manager , in CIW, click on Tools Æ Library Manager... ELEC 301-lab2a Dept. of ELEC, HKUST Page 2 of 9 To manage the designs, e.g. to copy/rename/delete design, you can right click on the library/cell/view to bring up the option form or just click on the “ Edit ” button. libraries cells views III. Creating Cadence Library and Specifying the technology library used Now, you are going to create an empty Library. Later, you will have all your designs stored inside....
View Full Document

This note was uploaded on 05/02/2010 for the course ELEC 301 taught by Professor Any during the Spring '10 term at HKUST.

Page1 / 9

lab2a - ELEC 301 Lab 2(part a): Schematic Entry Version:...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online