4047658372

# 4047658372 - b Derive the state table c Derive the state...

This preview shows pages 1–2. Sign up to view the full content.

CEG/EE 260 HW # 6, Winter 2010 Due March 10th, 2010 (Wednesday), Beginning of Class 1. (20 points) Show the internal logic diagrams of the following circuits. (1) a D latch with enable, (2) a positive edge-triggered D flip-flop. 2. (10 points) Build a negative-edge-triggered D flip-flop with S-R latches and combinational gates. 3. (20 points ) For the circuit shown and the given clock, draw the waveforms that appear at A, B, and C. Assume that all the flip-flops are initially cleared and propagation delay can be ignored. 4. (20 points) A sequential circuit with two D flip-flops A and B, two inputs X and Y, and one output Z is specified in the following input equations. DA = X’A + XY DB = X’A +XB Z = XB a) Draw the logic diagram of the circuit.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: b) Derive the state table. c) Derive the state diagram. 5.( 15 points) Starting from state 00 in the state diagram of the following figure, determine the state transitions and output sequence that will be generated when an input sequence of 10011011110 is applied. Hint: Use the form to record your results: Present state: Input Output Next state CLK Q CLK Q T D Q CLK Q J K Q Q A B C CLK CLK 6. (20 points) Draw the logic diagram for a typical stage of a 4-bit register with mode selection inputs S0 and S1. The register is to be operated by the following function table: S 1 S Register Operations No Change 1 Clear Register to 0 1 Complement output 1 1 Load parallel data 2...
View Full Document

{[ snackBarMessage ]}

### Page1 / 2

4047658372 - b Derive the state table c Derive the state...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online