Lect_09 - ECE 442 ECE 442 SolidState Devices & Circuits 9....

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
CE 442 ECE 442 Solid 9. SPICE Jose E. Schutt-Aine University of Illinois jschutt@emlab.uiuc.edu ECE 442–Jose Schutt Aine 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Tools for Physical Design * Schematic editor * Circuit level simulator * Netlist extractor * Layout vs Schematic * Layout editor * Layout vs Schematic * Libraries * Design verification * Design rule checker * Electromagnetic analysis ECE 442–Jose Schutt Aine 2
Background image of page 2
Customer Design Flow Design for Test Chip Test tight integration required Design Verification Functionality Timing Fab Hardware/Software Partitioning Behavior Design Behavior Synthesis RTL Synthesis Place Layout Parasitic Spec. Arch. Analysis and Route Custom Design RTL Design Verif. Extraction Customer Floorplanning Module Reuse ECE 442–Jose Schutt Aine 3 Analog/RF Design
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Why SPICE ? Established platform
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/05/2010 for the course ECE 329 taught by Professor Franke during the Spring '08 term at University of Illinois at Urbana–Champaign.

Page1 / 12

Lect_09 - ECE 442 ECE 442 SolidState Devices & Circuits 9....

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online