EECC351_homework4_20092

EECC351_homework4_20092 - b) Simulate the model for n=4 to...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EECC 351 HW #4 Due Wednesday 2/10/2009. Show your steps clearly and cleanly . 1. (100 pts) a) Write behavioral model of a generic n-bit sequential, up-down counter with synchronous parallel load and asynchronous reset.
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: b) Simulate the model for n=4 to verify its correctness. c) Use Synopsys tools to synthesize the model for n=4. Show VHDL files, simulations and detailed schematic from synthesis....
View Full Document

This note was uploaded on 05/06/2010 for the course EECC 0306-351 taught by Professor Marcinlukowiak during the Winter '10 term at RIT.

Ask a homework question - tutors are online