74LS153 - DM74LS153 Dual 1-of-4 Line Data...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
© 2000 Fairchild Semiconductor Corporation DS006393 www.fairchildsemi.com August 1986 Revised March 2000 DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers General Description Each of these data selectors/multiplexers contains invert- ers and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections. Features Permits multiplexing from N lines to 1 line Performs at parallel-to-serial conversion Strobe (enable) line provided for cascading (N lines to n lines) High fan-out, low impedance, totem pole outputs Typical average propagation delay times From data 14 ns From strobe 19 ns From select 22 ns Typical power dissipation 31 mW
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/06/2010 for the course EECC 0306-351 taught by Professor Marcinlukowiak during the Winter '10 term at RIT.

Page1 / 2

74LS153 - DM74LS153 Dual 1-of-4 Line Data...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online