Syllabus_EECC0351_20092

Syllabus_EECC0351_20092 - RIT - Department of Computer...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
RIT - Department of Computer Engineering -1- EECC 0306-351-01 Hardware Description Languages 20092 Instructor: Marcin Lukowiak, mxleec@rit.edu , http://www.ce.rit.edu/~lukowiak Office: 09-3439 Phone: (585) 475-2808 Course Description: This lab-intensive course presents different approaches to the digital system modeling and design with the use of HDLs. The lab sessions include specification and design of combinational and sequential systems using VHDL and Verilog HDL. Industry-standard simulation and synthesis tools will be used during the term of the course, which will enable students gain hands-on experience. Prerequisites: 0306-341 – Introduction to Digital Systems Design Classes: M, W, R : 10.00 - 10.50am 09-3149 Labs: Monday : 2.00pm - 3.50pm 17-2500 (Lukowiak) Tuesday : 10.00am - 11.50am 17-2500 (Kudithipudi) Wednesday : 2.00pm - 3.50pm 17-2500 (Lopez Alarcon) Thursday : 10.00am - 11.50am 17-2500 (Kudithipudi) Lab Instructors/ TA’s: Contact CE lab manager - Mr. Richard Tolleson to establish access to the lab and computer account. email: rateec@rit.edu ; Phone: (585) 475-5056, Office: 9-3411 Office hours: M, F : 9.00am - 9.50am W : 3.00pm - 3.50pm Textbook and materials: No text book is required.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Online references: A classical introduction into VHDL and hardware design by Peter J. Ashenden http://www.cs.ucr.edu/~vahid/courses/vhdl_cookbook/index.html Elaborated Reference to VHDL syntax http://www.vhdl-online.de/ref93/ A Hardware Engineer’s Guide to VHDL by Doulos http://www.vhdl-online.de/ref93/ Essential VHDL design examples http://www.vahana.com/examples.htm Learn VHDL through examples by Weijun Zhang http://esd.cs.ucr.edu/labs/tutorial/ Reference textbooks: VHDL for Engineers, Kenneth L. Short, Prentice Hall, 2008 HDL Chip Design, Douglas J. Smith, Doone Publication, Ninth printing July 2001. Grade Weighting:
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/06/2010 for the course EECC 0306-351 taught by Professor Marcinlukowiak during the Winter '10 term at RIT.

Page1 / 5

Syllabus_EECC0351_20092 - RIT - Department of Computer...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online