Week02_1 - initialization(a b ='0 c='1 delta cycles simple...

Info icon This preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
-- delta cycles - simple example entity concurrently is port ( a, b, c : in bit; y : out bit ); end concurrently; architecture df_concurrently of concurrently is signal s1, s2 : bit ; begin s1 <= a and b; y <= s1 or s2; s2 <= not c; end df_concurrently; -- delta cycles - simple example entity concurrently is port ( a, b, c : in bit; y : out bit ); end concurrently; architecture df_concurrently of concurrently is signal s1, s2 : bit ; begin s1 <= a and b; y <= s1 or s2; s2 <= not c; end df_concurrently; ns +delta a b c y s1 s2 0 +0 0 0 1 0 0 0 10 +0 0 0 0 0 0 0 10 +1 0 0 0 0 0 1 10 +2 0 0 0 1 0 1 20 +0 0 1 1 1 0 1 20 +1 0 1 1 1 0 0 20 +2 0 1 1 0 0 0 ns +delta a b c y s1 s2 0 +0 0 0 1 0 0 0 10 +0 0 0 0 0 0 0 10 +1 0 0 0 0 0 1 10 +2 0 0 0 1 0 1 20 +0 0 1 1 1 0 1 20 +1 0 1 1 1 0 0 20 +2 0 1 1 0 0 0 initialization (a, b =’0’, c=’1’) VHDL versus other programming languages: • A fundamental difference between VHDL programs and conventional programming languages is that c oncurrency is a natural part of the systems described in VHDL • The execution of the statements is determined by the flow of signal values , rather than textual order. • A fundamental difference between VHDL programs and conventional programming languages is that c oncurrency is a natural part of the systems described in VHDL • The execution of the statements is determined by the flow of signal values , rather than textual order.
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon