This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: and of the input vector. In the VHDL source code, the input vector is now listed in the sensitivity list of the corresponding process. The value of the output vector is a function of the current values of the state vector and of the input vector. In the VHDL source code, the input vector is now listed in the sensitivity list of the corresponding process. architecture three_proc of MEALY is begin end three_proc ;clocked processstate declarationoutput logicnext state logic entity MEALY is end MEALY; architecture two_proc of MEALY is begin end two_proc;output logicstate declarationnext state and registers entity MEALY is end MEALY;...
View
Full Document
 Winter '10
 MarcinLukowiak
 Input/output, output logic

Click to edit the document details