Week05_StateMachines_2

Week05_StateMachines_2 - and of the input vector. In the...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Next State Logic State Registers (Memory) Output Logic Y (Outputs) X (Inputs) clk Description templates for a Moore state machine Description templates for a Moore state machine s0 s1 s2 x=0 x=0 x=0 x=1 x=1 x=1 reset=1 The value of the output vector is a function of the current state. The value of the output vector is a function of the current state. /010 /111 /011
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
architecture three_proc of MOORE is begin end three_proc ; --clocked process --state declaration --output logic --next state logic entity MOORE is end MOORE;
Background image of page 2
architecture two_proc of MOORE is begin end two_proc; --output logic --state declaration --next state and registers entity MOORE is end MOORE;
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Description templates for a Mealy state machine Description templates for a Mealy state machine Next State Logic State Registers (Memory) Output Logic Y (Outputs) X (Inputs) clk The value of the output vector is a function of the current values of the state vector
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: and of the input vector. In the VHDL source code, the input vector is now listed in the sensitivity list of the corresponding process. The value of the output vector is a function of the current values of the state vector and of the input vector. In the VHDL source code, the input vector is now listed in the sensitivity list of the corresponding process. architecture three_proc of MEALY is begin end three_proc ;--clocked process--state declaration--output logic--next state logic entity MEALY is end MEALY; architecture two_proc of MEALY is begin end two_proc;--output logic--state declaration--next state and registers entity MEALY is end MEALY;...
View Full Document

Page1 / 6

Week05_StateMachines_2 - and of the input vector. In the...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online