Week05_StateMachines_2

Week05_StateMachines_2 - and of the input vector In the...

Info icon This preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Next State Logic State Registers (Memory) Output Logic Y (Outputs) X (Inputs) clk Description templates for a Moore state machine Description templates for a Moore state machine s0 s1 s2 x=0 x=0 x=0 x=1 x=1 x=1 reset=1 The value of the output vector is a function of the current state. The value of the output vector is a function of the current state. /010 /111 /011
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
architecture three_proc of MOORE is begin end three_proc ; --clocked process --state declaration --output logic --next state logic entity MOORE is end MOORE;
Image of page 2
architecture two_proc of MOORE is begin end two_proc; --output logic --state declaration --next state and registers entity MOORE is end MOORE;
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Description templates for a Mealy state machine Description templates for a Mealy state machine Next State Logic State Registers (Memory) Output Logic Y (Outputs) X (Inputs) clk The value of the output vector is a function of the current values of the state vector
Image of page 4
Image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: and of the input vector. In the VHDL source code, the input vector is now listed in the sensitivity list of the corresponding process. The value of the output vector is a function of the current values of the state vector and of the input vector. In the VHDL source code, the input vector is now listed in the sensitivity list of the corresponding process. architecture three_proc of MEALY is begin end three_proc ;--clocked process--state declaration--output logic--next state logic entity MEALY is end MEALY; architecture two_proc of MEALY is begin end two_proc;--output logic--state declaration--next state and registers entity MEALY is end MEALY;...
View Full Document

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern