Week07_2Synthesis

Week07_2Synthesis - Basic Design Methodology The behavioral...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
The behavioral description uses HDL code to model the design at system-level. The register transfer level completely models your design in detail. All clocks are defined and all registers declared. ASIC or FPGA Basic Design Methodology Synthesis tools are used here Synthesis Synthesis process converts user's hardware model from textual file into structural circuit description. Here, we use VHDL as textual file, thus this process is called VHDL synthesis. Synthesizable VHDL uses very small subset of whole VHDL grammar. Most descriptions are consisted of simple statements. Use simple statements as possible. Here are some examples of unsynthesizable statements: Unconstrained loop, file, assert, after, and so on. There are two levels of digital circuits synthesis: high level synthesis where the algorithms are mapped onto register transfer architectures register transfer synthesis where RTL model is mapped into the functionally corresponding gate level structure
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
GTECH components
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/06/2010 for the course EECC 0306-351 taught by Professor Marcinlukowiak during the Winter '10 term at RIT.

Page1 / 7

Week07_2Synthesis - Basic Design Methodology The behavioral...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online