Week09_2Delays

Week09_2Delays - Modeling explicit delays Explicit delays...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
after statement (transport, reject) wait statement Modeling explicit delays Inertial delay model represents the operation of switching circuits. The pulse duration shorter than the switching time of the circuit is not transmitted. Inertial delay rejects the pulses less or equal to the RC time constant. Transport delay is characteristic of transmission lines that exhibit infinite frequency response: any pulse is transmitted, no matter how short it is. Explicit delays are modeled using two kinds of statement: after statement provides a means to introduce inertial or transport delays Signal assignment statement signal_assignment_statement::= target <= [transport|[reject time_expression ] inertial] waveform; waveform::= waveform_element {, waveform_element} waveform_element::= value_expression [after time_expression ] The projected output waveform stored in the driver of a signal can be modified by a signal assignment statement The concrete way a driver is updated as result of a signal assignment, depends on the delay
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

Week09_2Delays - Modeling explicit delays Explicit delays...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online