assignment3 - 5.4 READY is an expression instead of a...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
5.4 READY’ is an expression instead of a signal name, with ‘ being a unary operator. Use a name like READY_L or /READY instead. 5.5 In most logic technologies (including CMOS and TTL), inverting gates are faster and have fewer transistors than noninverting ones. Also, some signals must be created active-low in order to drive the predefined, active-low control inputs of MSI and LSI devices. 5.6 False. Connecting a bubble output to a non-bubble input(or vice versa simply means) that the input’s function is performed when the output signal is negated. This is perfectly alright if that’s how you want the circuit to operate. 5.7 Hierarchical, since only one copy of the network-port schematic need be drawn. You might say, “Well, I can make it non-hierarchical (flat), draw one original schematic page for one port, and copy it eleven more times.” There are two drawbacks to this approach: 1) You have to manually renumber the identifiers (reference designators and signal names) on each page to distinguish the ports.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/18/2010 for the course INFORMATIO IEG 2810AB taught by Professor Professork.w.cheung during the Spring '09 term at CUHK.

Page1 / 2

assignment3 - 5.4 READY is an expression instead of a...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online