25 - EE200 DIGITAL LOGIC CIRCUIT DESIGN Class Notes CLASS...

This preview shows pages 1–3. Sign up to view the full content.

EE200(class 12-1) Prof. M.M. Dawoud 113 EE200 DIGITAL LOGIC CIRCUIT DESIGN Class Notes CLASS 12-1 The material covered in this class will be as follows: Analysis of clocked sequential circuits. State table. State diagram. Analysis with JK flip-flops. Analysis with T flip-flops. Mealy and Moore models. Analysis of Clocked Sequential Circuits

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
EE200(class 12-1) Prof. M.M. Dawoud 114 (1 ) ) () A tA x B x Bt Ax yA B x += + =+ State Table Æ The state table can also be put in the following different form. State Diagram The information in the state table can be presented pictorially in the form of a state diagram. A state is represented by a circle. A transition from present state to next state is represented by an arrow with the inputs and outputs written on that transition with a slash in between inputs and outputs. The state diagram of the previous sequential circuit is given below. 0/0 00 10 01 11 1/0 0/1 0/1 1/0 1/0 0/1 1/0 P.S. Input N.S. Output A B x A B y 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0 1 0 1 1 1 1 0
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/21/2010 for the course EE EE200 taught by Professor Prof.ahmed during the Spring '09 term at King Fahd University of Petroleum & Minerals.

Page1 / 6

25 - EE200 DIGITAL LOGIC CIRCUIT DESIGN Class Notes CLASS...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online