{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

# 24 - EE200 DIGITAL LOGIC CIRCUIT DESIGN Class Notes CLASS...

This preview shows pages 1–3. Sign up to view the full content.

EE200(class 11-3) Prof. M.M. Dawoud 109 EE200 DIGITAL LOGIC CIRCUIT DESIGN Class Notes CLASS 11-3 The material covered in this class will be as follows: Positive edge triggered D flip-flop. Characteristic tables. JK and T flip-flops. Direct inputs. Analysis of clocked sequential circuits. Positive Edge triggered D Flip-Flop The positive edge triggered D flip-flop consists of three basic SR latches. This arrangement is shown in the logic diagram. When CLK=0 and D=0, then the outputs of gates 1, 2, 3, and 4 are going to be 0111. If D=1 while CLK=0, then the outputs of these gates are going to be 1110 instead. In both cases, S=R=1, which make Q and Q’ are 01 or 10. i.e. one of the two stable states.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
EE200(class 11-3) Prof. M.M. Dawoud 110 DJ QK Q = + 1 t QJ Q K Q + =+ Suppose that CLK becomes 1 while D=0. The output of gate 3 (which is R) becomes 0. this will reset the output flip-flop. Once R is 0, then D can change to 1 and R remains 0. This means that Q remains 0 while CLK is 1. No change will occur to Q until the clock
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 4

24 - EE200 DIGITAL LOGIC CIRCUIT DESIGN Class Notes CLASS...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online