18 - EE200(class EE200(class EE200(class EE200(class 8-3)...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EE200(class EE200(class EE200(class EE200(class 8-3) Prof. M.M. Dawoud Prof. M.M. Dawoud Prof. M.M. Dawoud Prof. M.M. Dawoud 78 n m 2 ≤ EE200 DIGITAL LOGIC CIRCUIT DESIGN Class Notes CLASS 8-3 The material covered in this class will be as follows: ⇒ Decoders 3-to-8 line decoder. 2-to-4 line decoder using NAND gates. ⇒ De-multiplexers. ⇒ Combinational logic implementation using decoders. ⇒ Encoders and priority encoders Decoders A binary code of n bits is capable of representing up to 2 n distinct elements of coded information. A decoder is a combinational circuit that converts binary information from n input lines to up to 2 n output lines. These decoders are called n-to-m line decoders such that: 3-to-8 Line Decoder A 3-to-8 line decoder has three elements and eight outputs. The decoder decodes the input binary code represented by the three bits and generates all eight minterms of the inputs. Only one output is one while the other seven are zeros. This decoder can be implemented using three inverters and eight AND gates as shown. EE200(class EE200(class EE200(class EE200(class 8-3) Prof. M.M. DawoudProf....
View Full Document

Page1 / 6

18 - EE200(class EE200(class EE200(class EE200(class 8-3)...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online