project1

Project1 - clk clk clk reset_n input_s fibonacci fibo_out reset_n begin_fibo done fibo_out calculator done Input_s begin_fibo input[4:0 input_s

This preview shows pages 1–3. Sign up to view the full content.

ECE111 Winter 2009 Project 1 • Due on Jan 15 th Thursday in class Due on Jan.15 Thursday, in class • Finish Tutorial 1 before starting Project 1. • Project 1 is the design of a Fibonacci calculator using Verilog HDL.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Fibonacci (cont Fibonacci (cont.) • F(n) = 0 when n=0 • F(n) = 1 when n=1 F(n) = F(n 1) + F(n 2) when n>1 • F(n) = F(n-1) + F(n-2) when n>1 • Examples: F 0 F 1 F 2 F 3 F 4 F 5 F 6 F 7 F 8 F 9 0 1 1 2 3 5 8 13 21 34
Project 1 (cont Project 1 (cont.) module fibonacci_calculator (
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: clk clk clk, reset_n, input_s, fibonacci fibo_out reset_n begin_fibo, done, fibo_out _ calculator done Input_s begin_fibo ); input [4:0] input_s; input reset n ; _ Input begin_fibo ; // Start calculation input clk ; output done ; output [15:0] fibo_out; // Put your code here http://ece-classweb.ucsd.edu/winter09/ece111 //……. . endmodule...
View Full Document

This note was uploaded on 05/27/2010 for the course ECE ece111 taught by Professor Prof.billlin during the Spring '10 term at UCSD.

Page1 / 3

Project1 - clk clk clk reset_n input_s fibonacci fibo_out reset_n begin_fibo done fibo_out calculator done Input_s begin_fibo input[4:0 input_s

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online