Chap02 - Click to edit Master subtitle style 6/4/10 (c) Tim...

Info iconThis preview shows pages 1–13. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Click to edit Master subtitle style 6/4/10 (c) Tim Hardin 2008 Chapter Two CECS 230 Spring 2010 Tim Hardin, 2010 6/4/10 (c) Tim Hardin 2010 What is it?? 6/4/10 (c) Tim Hardin 2010 Computer Architecture 6/4/10 (c) Tim Hardin 2010 Cache Memory 6/4/10 (c) Tim Hardin 2010 L1 and L2 Cache 6/4/10 (c) Tim Hardin 2010 SIMPLE MACHINE Architecture: 16 registers (2 Bytes each) 256 Memory cells, each cell = 1 Byte = 8 bits = 2 hex digits 2 special registers: Program counter (1 Byte) Instruction register (2 Bytes) 6/4/10 (c) Tim Hardin 2010 COMPUTATION STEPS Get X from memory to register Get Y from memory to register Use cpu to add & store to a register Store the result to memory Stop (c) Tim Hardin 2008 Instructions 1 1 1 1 1 1 1 1 1 1 F 8 B Op Code Operation 1F8B = LOAD register F with bits located at memory address 8B (c) Tim Hardin 2008 OPCODE OPERAND OPERATION 1 RXY LOAD reg R from address XY 2 RXY LOAD reg R with bit pattern XY 3 RXY STORE c( reg R ) to address XY 4 0RS MOVE c(reg R) to reg S 5 RST ADD c(reg R) = c(regS) + c(regT) 2'S compl 6 RST ADD c(reg R) = c(regS) + c(regT) FloatPt 7 RST OR c(regR) = c(regS) OR c(regT) 8 RST AND c(regR) = c(regS) AND c(regT) 9 RST XOR c(regR) = c(regS) XOR c(regT) A R0X ROTATE c(regR) to the right X times) B RXY JUMP to XY if c(regR )==c(regO) C 000 HALT (c) Tim Hardin 2008 OPCODE OPERAND OPERATION 1 RXY LOAD reg R from address XY 2 RXY LOAD reg R with bit pattern XY 3 RXY STORE c( reg R ) to address XY 4 0RS MOVE c(reg R) to reg S 5 RST ADD c(reg R) = c(regS) + c(regT) 2'S compl 6 RST ADD c(reg R) = c(regS) + c(regT) FloatPt 7 RST OR c(regR) = c(regS) OR c(regT) 8 RST AND c(regR) = c(regS) AND c(regT) 9 RST XOR c(regR) = c(regS) XOR c(regT) A R0X ROTATE c(regR) to the right X times) B RXY JUMP to XY if c(regR )==c(regO) C 000 HALT (c) Tim Hardin 2008 OPCODE OPERAND OPERATION 1 RXY LOAD reg R from address XY 2 RXY LOAD reg R with bit pattern XY 3 RXY STORE c( reg R ) to address XY 4 0RS MOVE c(reg R) to reg S 5 RST ADD c(reg R) = c(regS) + c(regT) 2'S compl 6 RST ADD c(reg R) = c(regS) + c(regT) FloatPt 7 RST OR c(regR) = c(regS) OR c(regT) 8 RST AND c(regR) = c(regS) AND c(regT) 9 RST XOR c(regR) = c(regS) XOR c(regT) A R0X ROTATE c(regR) to the right X times) B RXY JUMP to XY if c(regR )==c(regO) C 000 HALT (c) Tim Hardin 2008 OPCODE OPERAND OPERATION 1 RXY LOAD reg R from address XY 2 RXY LOAD reg R with bit pattern XY 3 RXY STORE c( reg R ) to address XY 4 0RS MOVE c(reg R) to reg S 5 RST ADD c(reg R) = c(regS) + c(regT) 2'S compl 6 RST ADD c(reg R) = c(regS) + c(regT) FloatPt 7 RST OR c(regR) = c(regS) OR c(regT) 8 RST AND c(regR) = c(regS) AND c(regT)...
View Full Document

This note was uploaded on 06/04/2010 for the course CECS 230 taught by Professor Hardin during the Spring '10 term at University of Louisville.

Page1 / 42

Chap02 - Click to edit Master subtitle style 6/4/10 (c) Tim...

This preview shows document pages 1 - 13. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online